MPU cache coherency

This example shows how to maintain cache coherency by allocating DMA buffers in non-cacheable SRAM region defined by MPU.

Description

This application performs USART transfer with DMA. One DMA channel is used to receive 10 bytes of data from the USART and another DMA channel is used to echo back the received bytes.

Downloading and building the application

To clone or download this application from Github, go to the main page of this repository and then click Clone button to clone this repository or download as zip file. This content can also be downloaded using content manager by following these instructions.

Path of the application within the repository is apps/mpu/mpu_coherent_region/firmware .

To build the application, refer to the following table and open the project using its IDE.

Setting up the hardware

The following table shows the target hardware for the application projects.

Setting up SAM RH71 Evaluation Kit

• Connect the debugger probe to J33
• Connect the Debug USB port on the board to the computer using a mini USB cable

Running the Application

1. Open the Terminal application (Ex.:Tera term) on the computer
2. Connect to the EDBG Virtual COM port and configure the serial settings as follows:
   • Baud : 115200
   • Data : 8 Bits
   • Parity : None
   • Stop : 1 Bit
   • Flow Control : None
3. Build and Program the application using its IDE

4. The console displays the following message

   

5. Type 10 characters in the terminal. It will echo back the received bytes and toggles the LED
6. The following table provides the LED names

---